An analogue-to-digital converter (ADC) in a 0.5 mm silicon-onsapphire CMOS technology is reported. This innovative ADC uses a 2C-1C capacitor chain and a switched capacitor comparator. The ADC is capable of sampling at 409 kS=s, consuming 900 nW at 1.1 V power supply and 1. [3, 4] . As the interface between the sensing environment and the digital processing module, analogueto-digital converters are crucial to the energy scavenging sensor system's performance. In this Letter we report an ultra-low power analogue-to-digital converter, which is innovative from three standpoints. First, a 2C-1C capacitor chain implementation is reported, owing to its compact silicon-area and low power consumption. Secondly, a switched capacitor with cascoded inverter is chosen as a high-speed and ultra-low power comparator. Thirdly, because of the combination of the above innovations, this ADC has a power consumption as low as 900 nW at 1.1 V power supply and 1.35 mW at 1.5 V. A recent publication [5] presented a good example of a submW ADC (ADC consumes power less than 1 mW). This Letter focuses on a sub-mW ADC with much larger input range ratio over power supply. When sampling at the same speed of 150 kS=s and a 1 V power supply, this 2C-1C ADC consumes as low as 20% of the power consumed by [5] . A conventional successive approximation architecture is chosen because the simplicity of the design allows for low power consumption, while keeping the sampling rate at high speed. Fig. 1 shows the successive approximation ADC implemented with a 2C-1C capacitor chain. A linearly scaled voltage is delivered by setting and resetting the successive approximation registers. A binary search through all possible quantisation levels is performed before converging to a final digital answer, which is stored in the successive approximation registers.
Introduction: Recent years have witnessed remarkable progress in the field of untethered sensors. Many pioneering applications have demonstrated that networks of sensors can greatly advance scientific efforts to understand indoor, natural, civil and tactical environments by providing information from locations that were not reachable before [1] . For wireless sensors, power management is one of the most crucial bottlenecks of the design. Because of the limitation of battery operation in long-term deployments of sensors, self-powered systems have become increasingly attractive [2] . Solar cells and microelectromechanical systems (MEMS) have been widely used in many self-powered systems since their fabrication methods can be combined with IC technology. Because chip-sized energy scavenging devices can provide limited power, sensory circuitry should be designed for ultra-low power budgets [3, 4] . As the interface between the sensing environment and the digital processing module, analogueto-digital converters are crucial to the energy scavenging sensor system's performance. In this Letter we report an ultra-low power analogue-to-digital converter, which is innovative from three standpoints. First, a 2C-1C capacitor chain implementation is reported, owing to its compact silicon-area and low power consumption. Secondly, a switched capacitor with cascoded inverter is chosen as a high-speed and ultra-low power comparator. Thirdly, because of the combination of the above innovations, this ADC has a power consumption as low as 900 nW at 1.1 V power supply and 1.35 mW at 1.5 V. A recent publication [5] presented a good example of a submW ADC (ADC consumes power less than 1 mW). This Letter focuses on a sub-mW ADC with much larger input range ratio over power supply. When sampling at the same speed of 150 kS=s and a 1 V power supply, this 2C-1C ADC consumes as low as 20% of the power consumed by [5] .
A conventional successive approximation architecture is chosen because the simplicity of the design allows for low power consumption, while keeping the sampling rate at high speed. Fig. 1 shows the successive approximation ADC implemented with a 2C-1C capacitor chain. A linearly scaled voltage is delivered by setting and resetting the successive approximation registers. A binary search through all possible quantisation levels is performed before converging to a final digital answer, which is stored in the successive approximation registers. capacitor and a 1C capacitor, which is driven by the successive approximation register (C is the unit capacitance in the chain). The 2C capacitor is floating because it is not directly charged or discharged by a voltage source. In the bulk CMOS process, the floating plate couples with the substrate forming parasitic capacitance, which corrupts the ADC performance at high speed. 
where N is the total number of bits in the ADC (eight in this case). D k is the digital bit stored in the kth successive approximation register. The capacitor reference voltage V cref is the voltage of the capacitor bottom plate when the successive approximation register is set to 1. The capacitor reference voltage V cref was set to 1.6 V with a 1.1 V power supply and 2.3 V with a 1.5 V supply.
Switched capacitor comparator:
To minimise the power consumption in the comparator, which is the most power hungry component in the ADC, we used a switched capacitor comparator based on a cascoded inverter [6] . A cascoded inverter implementation offers two advantages over the basic common-source amplifier: first, a higher gain owing to the larger output resistance; secondly, a higher operational speed owing to the reduced Miller capacitance. The schematic of the comparator is shown in Fig. 2 Results: The analogue-to-digital converter was fabricated with a commercially available 0.5 mm silicon-on-sapphire process (V tn ¼ 0.7 V, V tp ¼ À 0.8 V) offered by Peregrine [7] . The process features three metal layers, including a metal-thick layer for high quality passive capacitors, as well as a single polysilicon layer. The die size is 300 Â 700 mm 2 and 640 Â 1070 mm 2 with pads. The converter operates at 1.1 to 1.5 V power supply. The comparing reference voltage V cmp was set to 1 V for 1.5 V power supply and 0.8 V for 1.1 V. Fig. 3 shows the analogue and digital power consumption at different frequencies. The power for analogue components provides the current for charging and discharging of the capacitors and operating of the comparator. The power consumption is 900 nW at 1.1 V supply and 1.35 mW at 1.5 V supply when the converter operates at 4 kS=s. The digital power supplies the control logic and output buffers and increases linearly with the operational frequency. At higher clock rate, more power is consumed to drive the 50 pF capacitive load of testing equipment. The digital power becomes negligible when the ADC is used in a system-on-chip. The analogue-to-digital converter operates from 22 kHz to 4.5 MHz clock rate, which corresponds to a sampling rate from 2 to 409 kS=s. Fig. 4 shows the transfer function curve of the ADC with a 1.1 and 1.5 V power supply. The data is collected at a clock frequency of 89 kHz corresponding to a sampling frequency of 8.9 kS=s. The input range was measured as 0.97 V for 1.5 V and 0.84 V for 1.1 V. The analogue-to-digital converter performed with an average 0.70 LSB differential nonlinearity (DNL) and an average of 1.02 LSB integral nonlinearity (INL) at 1.5 V power supply and 0.67 LSB DNL and an average of 0.9 LSB INL at 1.1 V power supply. Because of this ADCs extremely low power property, it is well suited for wireless sensors powered by energy scavenging systems and systems that require moderate precision but long duration of operations.
